View 74LS298_372921.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SN54/74LS298 QUAD 2-INPUT MULTIPLEXER WITH STORAGE
The SN54 / 74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input. The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.
QUAD 2-INPUT MULTIPLEXER WITH STORAGE
LOW POWER SCHOTTKY
* * * *
Select From Two Data Sources Fully Edge-Triggered Operation Typical Power Dissipation of 65 mW Input Clamp Diodes Limit High Speed Termination Effects
16 1
J SUFFIX CERAMIC CASE 620-09
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 Qa 15 Qb 14 Qc 13 Qd 12 CP 11 S 10 I0c 9
16 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 1
N SUFFIX PLASTIC CASE 648-08
16
1 I1b
2 I1a
3 I0a
4 I0b
5 I1c
6 I1d
7 I0d
8 GND
1
D SUFFIX SOIC CASE 751B-03
ORDERING INFORMATION
PIN NAMES LOADING (Note a) HIGH S CP I0a - I0d I1a - I1d Qa - Qd Common Select Input Clock (Active LOW Going Edge) Input Data Inputs From Source 0 Data Inputs From Source 1 Register Outputs (Note b) 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
3 2 4 1 9 5 76
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
10 11
I0a I1a I0b I1b I0c I1c I0d I1d S CP Qa Qb Qc Qd 15 14 13 12
VCC = PIN 16 GND = PIN 8
FAST AND LS TTL DATA 5-473
SN54/74LS298
LOGIC OR BLOCK DIAGRAM
I1a S
10
2
I0a
3
I1b
1
I0b
4
I1c
5
I0c
9
I1d
6
I0d
7
CP
11
R CP S Qa
15
R CP S Qb
14
R CP S Qc
13
R CP S Qd
12
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS
Qa
Qb
Qc
Qd
FUNCTIONAL DESCRIPTION The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports)under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input (CP). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.
TRUTH TABLE
INPUTS S I I h h I0 I h X X I1 X X I h OUTPUT Q L H L H
L = LOW Voltage Level H = HIGH Voltage Level X = Don't Care I = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition. h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.
GUARANTEED OPERATING RANGES
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current -- High Output Current -- Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 - 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 - 0.4 4.0 8.0 Unit V C mA mA
FAST AND LS TTL DATA 5-474
SN54/74LS298
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current - 20 - 0.4 - 100 21 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 - 0.65 3.5 0.8 - 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = - 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V)
Limits Symbol tPLH tPHL Parameter Propagation Delay, Clock to Output Min Typ 18 21 Max 27 32 Unit ns ns Test Conditions VCC = 5.0 V, CL = 15 pF
AC SET-UP REQUIREMENTS (TA = 25C, VCC = 5.0 V)
Limits Symbol tW ts ts th th Parameter Clock Pulse Width Data Setup Time Select Setup Time Data Hold Time Select Hold Time Min 20 15 25 5.0 0 Typ Max Unit ns ns ns ns VCC = 5.0 V Test Conditions
DEFINITIONS OF TERMS SETUP TIME (ts) -- is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) -- is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
FAST AND LS TTL DATA 5-475
SN54/74LS298
AC WAVEFORMS
I0 I1*
1.3 V th(L) tW(L)
1.3 V th(H) ts(H) 1.3 V tW(H) tPHL tPLH 1.3 V
S*
1.3 V th(L) = 0 ts(L) CP 1.3 V
1.3 V th(H) = 0 ts(H) 1.3 V
ts(L)
CP
1.3 V
Q
1.3 V
Q
Q = I0
Q = I1
*The shaded areas indicate when the input is permitted to *change for predictable output performance.
Figure 1
Figure 2
FAST AND LS TTL DATA 5-476
-A-
Case 751B-03 D Suffix 16-Pin Plastic SO-16
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. 3. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. 751B 01 IS OBSOLETE, NEW STANDARD 751B 03.
16
9
-B1 8
P
8 PL
0.25 (0.010)
M
B
M
R X 45 G -TD 16 PL
0.25 (0.010)
M
C
SEATING PLANE
K
T B
S
M
F
J
A
S
DIM A B C D F G J K M P R
MILLIMETERS MIN MAX
9.80 3.80 1.35 0.35 0.40 10.00 4.00 1.75 0.49 1.25
INCHES MIN MAX
0.386 0.150 0.054 0.014 0.016 0.393 0.157 0.068 0.019 0.049
1.27 BSC 0.19 0.10 0 5.80 0.25 0.25 0.25 7 6.20 0.50
0.050 BSC 0.008 0.004 0 0.229 0.010 0.009 0.009 7 0.244 0.019
Case 648-08 N Suffix 16-Pin Plastic -A16 9
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. 3. CONTROLLING DIMENSION: INCH. DIMENSION L" TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B" DOES NOT INCLUDE MOLD FLASH. 5. 6. ROUNDED CORNERS OPTIONAL. 648 01 THRU 07 OBSOLETE, NEW STANDARD 648 08.
B
1 8
F S
C -TK
SEATING PLANE
L
H G D 16 PL
0.25 (0.010)
M
J
M
T
A
M
DIM A B C D F G H J K L M S
MILLIMETERS MIN MAX
18.80 6.35 3.69 0.39 1.02 19.55 6.85 4.44 0.53 1.77
INCHES MIN MAX
0.740 0.250 0.145 0.015 0.040 0.770 0.270 0.175 0.021 0.070
2.54 BSC 1.27 BSC 0.21 2.80 7.50 0 0.51 0.38 3.30 7.74 10 1.01
0.100 BSC 0.050 BSC 0.008 0.110 0.295 0 0.020 0.015 0.130 0.305 10 0.040
-A16 9
Case 620-09 J Suffix 16-Pin Ceramic Dual In-Line
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.
-B1 8
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
C
L
5. 620 01 THRU 08 OBSOLETE, NEW STANDARD 620 09.
-TSEATING PLANE
K E F D 16 PL
0.25 (0.010)
M
N G
T A
S
M J 16 PL
0.25 (0.010)
M
T
B
S
DIM A B C D E F G J K L M N
MILLIMETERS MIN MAX
19.05 6.10 19.55 7.36 4.19 0.39 0.53
INCHES MIN MAX
0.750 0.240 0.770 0.290 0.165 0.015 0.021
1.27 BSC 1.40 1.77
0.050 BSC 0.055 0.070
2.54 BSC 0.23 0.27 5.08 7.62 BSC 0 0.39 15 0.88
0.100 BSC 0.009 0.011 0.200 0.300 BSC 0 0.015 15 0.035
FAST AND LS TTL DATA 5-477
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.
FAST AND LS TTL DATA 5-478

▲Up To Search▲

Price & Availability of 74LS298

	To Download 74LS298 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .